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Abstract
In this study, we present a highly configurable neuro-
morphic computing substrate and use it for emulating
several types of neural networks. At the heart of this
system lies a mixed-signal chip, with analog implemen-
tations of neurons and synapses and digital transmission
of action potentials. Major advantages of this emulation
device, which has been explicitly designed as a universal
neural network emulator, are its inherent parallelism and
high acceleration factor compared to conventional com-
puters. Its configurability allows the realization of al-
most arbitrary network topologies and the use of widely
varied neuronal and synaptic parameters. Fixed-pattern
noise inherent to analog circuitry is reduced by calibration
routines. An integrated development environment allows
neuroscientists to operate the device without any prior
knowledge of neuromorphic circuit design. As a showcase
for the capabilities of the system, we describe the success-
ful emulation of six different neural networks which cover
a broad spectrum of both structure and functionality.
Keywords: accelerated neuromorphic hardware
system, universal computing substrate, highly
configurable, mixed-signal VLSI, spiking neural
networks, soft winner-take-all, classifier, cortical
model.
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1. INTRODUCTION
By nature, computational neuroscience has a high de-
mand for powerful and efficient devices for simulating
neural network models. In contrast to conventional
general-purpose machines based on a von-Neumann ar-
chitecture, neuromorphic systems are, in a rather broad
definition, a class of devices which implement particular
features of biological neural networks in their physical
circuit layout (Mead, 1989; Indiveri et al., 2009; Renaud
et al., 2010). In order to discern more easily between
computational substrates, the term emulation is gener-
ally used when referring to neural networks running on a
neuromorphic back-end.
Several aspects motivate the neuromorphic approach.
The arguably most characteristic feature of neuromor-
phic devices is inherent parallelism enabled by the fact
that individual neural network components (essentially
neurons and synapses) are physically implemented in sil-
ico. Due to this parallelism, scaling of emulated net-
work models does not imply slowdown, as is usually the
case for conventional machines. The hard upper bound
in network size (given by the number of available com-
ponents on the neuromorphic device) can be broken by
scaling of the devices themselves, e.g., by wafer-scale in-
tegration (Schemmel et al., 2010) or massively intercon-
nected chips (Merolla et al., 2011). Emulations can be
further accelerated by scaling down time constants com-
pared to biology, which is enabled by deep submicron
technology (Schemmel et al., 2006, 2010; Brüderle et al.,
2011). Unlike high-throughput computing with acceler-
ated systems, real-time systems are often specialized for
low power operation (e.g., Indiveri et al., 2006; Farquhar
& Hasler, 2005).
However, in contrast to the unlimited model flexibility
offered by conventional simulation, the network topology
and parameter space of neuromorphic systems are often
dedicated for predefined applications and therefore rather
restricted (e.g., Serrano-Gotarredona et al., 2006; Merolla
& Boahen, 2006; Akay, 2007; Chicca et al., 2007). En-
larging the configuration space always comes at the cost
of hardware resources by occupying additional chip area.
Consequently, the maximum network size is reduced, or
the configurability of one aspect is decreased by increasing
the configurability of another. Still, configurability costs
can be counterbalanced by decreasing precision. This
could concern the size of integration time steps (Imam
et al., 2012a), the granularity of particular parameters
(Pfeil et al., 2012) or fixed-pattern noise affecting various
network components. At least the latter can be, to some
extent, moderated through elaborate calibration methods
(Neftci & Indiveri, 2010; Brüderle et al., 2011; Gao et al.,
2012).
In this study, we present a user-friendly integrated
development environment that can serve as a univer-
sal neuromorphic substrate for emulating different types
of neural networks. Apart from almost arbitrary net-
work topologies, this system provides a vast configura-
tion space for neuron and synapse parameters (Schem-
mel et al., 2006; Brüderle et al., 2011). Reconfigura-
tion is achieved on-chip and does not require additional
support hardware. While some models can easily be
transferred from software simulations to the neuromor-
phic substrate, others need modifications. These modifi-
cations take into account the limited hardware resources
and compensate for fixed-pattern noise (Kaplan et al.,
2009; Brüderle et al., 2009, 2010, 2011; Bill et al., 2010).
In the following, we show six more networks emulated on
our hardware system, each requiring its own hardware
configuration in terms of network topology and neuronal
as well as synaptic parameters.
2. THE NEUROMORPHIC SYSTEM
The central component of our neuromorphic hardware
system is the neuromorphic microchip Spikey . It con-
tains analog very-large-scale integration (VLSI) circuits
modeling the electrical behavior of neurons and synapses
(Figure 1). In such a physical model, measurable quan-
tities in the neuromorphic circuitry have corresponding
biological equivalents. For example, the membrane po-
tential Vm of a neuron is modeled by the voltage over a
capacitor Cm that, in turn, can be seen as a model of
the capacitance of the cell membrane. In contrast to nu-
merical approaches, dynamics of physical quantities like
Vm evolve continuously in time. We designed our hard-
ware systems to have time constants approximately 104
times faster than their biological counterparts allowing for
high-throughput computing. This is achieved by reducing
the size and hence the time constant of electrical compo-
nents, which also allows for more neurons and synapses
on a single chip. To avoid confusion between hardware
and biological domains of time, voltages and currents, all
parameters are specified in biological domains throughout
this study.
2.1. THE NEUROMORPHIC CHIP
On Spikey (Figure 1), a VLSI version of the stan-
dard leaky integrate-and-fire (LIF) neuron model with
conductance-based synapses is implemented (Dayan &
Abbott, 2001):
Cm
dVm
dt
= −gl(Vm − El)−
∑
i
gi(Vm − Ei) (1)
For its hardware implementation see Figure 1, Schemmel
et al. (2006) and Indiveri et al. (2011).
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FIGURE 1: Microphotograph of the Spikey chip (fabricated in a 180 nm CMOS process with die size 5× 5mm2). Each of its 384
neurons can be arbitrarily connected to any other neuron. In the following, we give a short overview of the technical implementation
of neural networks on the Spikey chip. (A) Within the synapse array 256 synapse line drivers convert incoming digital spikes (blue)
into a linear voltage ramp (red) with a falling slew rate tfall. For simplicity, the slew rate of the rising edge is not illustrated here,
because it is chosen very small for all emulations in this study. Each of these synapse line drivers are individually driven by either
another on-chip neuron (int), e.g., the one depicted in (C), or an external spike source (ext). (B) Within the synapse, depending on
its individually configurable weight wi, the linear voltage ramp (red) is then translated into a current pulse (green) with exponential
decay. These postsynaptic pulses are sent to the neuron via the excitatory (exc) and inhibitory (inh) input line, shared by all synapses
in that array column. (C) Upon reaching the neuron circuit, the total current on both input lines is converted into conductances,
respectively. If the membrane potential Vm crosses the firing threshold Vth, a digital pulse (blue) is generated, which can be recorded
and fed back into the synapse array. After any spike, Vm is set to Vreset for a refractory time period of τrefrac. Neuron and synapse
line driver parameters can be configured as summarized in Table 1.
Synaptic conductances gi (with the index i running
over all synapses) drive the membrane potential Vm to-
wards the reversal potential Ei, with Ei ∈ {Eexc, Einh}.
The time course of the synaptic activation is modeled by
gi(t) = pi(t) · wi · gmaxi (2)
where gmaxi are the maximum conductances and wi the
weights for each synapse, respectively. The time course
pi(t) of synaptic conductances is a linear transformation
of the current pulses shown in Figure 1 (green), and hence
an exponentially decaying function of time. The gener-
ation of conductances at the neuron side is described in
detail by Indiveri et al. (2011), postsynaptic potentials
are measured by Schemmel et al. (2007).
The implementation of spike-timing dependent plastic-
ity (STDP; Bi & Poo, 1998; Song et al., 2000) modulat-
ing wi over time is described in Schemmel et al. (2006)
and Pfeil et al. (2012). Correlation measurement between
pre- and post-synaptic action potentials is carried out in
each synapse, and the 4-bit weight is updated by an on-
chip controller located in the digital part of the Spikey
chip. However, STDP will not be further discussed in
this study.
Short-term plasticity (STP) modulates gmaxi (Schem-
mel et al., 2007) similar to the model by Tsodyks &
Markram (1997) and Markram et al. (1998). On hard-
ware, STP can be configured individually for each synapse
line driver that corresponds to an axonal connection in bi-
ological terms. It can either be facilitating or depressing.
The propagation of spikes within the Spikey chip is
illustrated in Figure 1 and described in detail by Schem-
mel et al. (2006). Spikes enter the chip as time-stamped
events using standard digital signaling techniques that fa-
cilitate long-range communication, e.g., to the host com-
puter or other chips. Such digital packets are processed
in discrete time in the digital part of the chip, where they
are transformed into digital pulses entering the synapse
line driver (blue in Figure 1A). These pulses propagate
in continuous time between on-chip neurons, and are op-
tionally transformed back into digital spike packets for
off-chip communication.
2.2. SYSTEM ENVIRONMENT
The Spikey chip is mounted on a network module
described and schematized in Fieres et al. (2004) and
Figure 2, respectively. Digital spike and configuration
2
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FIGURE 2: Integrated development environment: User access
to the Spikey chip is provided using the PyNN neural network
modeling language. The control software controls and interacts
with the network module which is operating the Spikey chip. The
RAM size (512MB) limits the total number of spikes for stimulus
and spike recordings to approx. 2 · 108 spikes. The required data
for a full configuration of the Spikey chip has a size of approx.
100 kB.
data is transferred via direct connections between a field-
programmable gate array (FPGA) and the Spikey chip.
Onboard digital-to-analog converter (DAC) and analog-
to-digital converter (ADC) components supply external
parameter voltages to the Spikey chip and digitize se-
lected voltages generated by the chip for calibration pur-
poses. Furthermore, up to eight selected membrane volt-
ages can be recorded in parallel by an oscilloscope. Be-
cause communication between a host computer and the
FPGA has a limited bandwidth that does not satisfy real-
time operation requirements of the Spikey chip, experi-
ment execution is controlled by the FPGA while oper-
ating the Spikey chip in continuous time. To this end,
all experiment data is stored in the local random access
memory (RAM) of the network module. Once the exper-
iment data is transferred to the local RAM, emulations
run with an acceleration factor of 104 compared to bio-
logical real-time. This acceleration factor applies to all
emulations shown in this study, independent of the size
of networks.
Execution of an experiment is split up into three steps
(Figure 2). First, the control software within the memory
of the host computer generates configuration data (Table
1, e.g., synaptic weights, network connectivity, etc.), as
well as input stimuli to the network. All data is stored as
a sequence of commands and is transferred to the mem-
ory on the network module. In the second step, a play-
back sequencer in the FPGA logic interprets this data
and sends it to the Spikey chip, as well as triggers the
emulation. Data produced by the chip, e.g., neuronal ac-
tivity in terms of spike times, is recorded in parallel. In
the third and final step, this recorded data stored in the
memory on the network module is retrieved and trans-
mitted to the host computer, where they are processed
by the control software.
Having a control software that abstracts hardware
greatly simplifies modeling on the neuromorphic hard-
ware system. However, modelers are already struggling
with multiple incompatible interfaces to software simu-
lators. That is why our neuromorphic hardware system
supports PyNN, a widely used application programming
interface (API) that strives for a coherent user interface,
allowing portability of neural network models between
different software simulation frameworks (e.g., NEST or
NEURON) and hardware systems (e.g., the Spikey system).
For details see Gewaltig & Diesmann (2007); Eppler et al.
(2009) for NEST, Carnevale & Hines (2006); Hines et al.
(2009) for NEURON, Brüderle et al. (2011, 2009) for the
Spikey chip, and Davison et al. (2009, 2010) for PyNN,
respectively.
2.3. CONFIGURABILITY
In order to facilitate the emulation of network mod-
els inspired by biological neural structures, it is essential
to support the implementation of different (cortical) neu-
ron types. From a mathematical perspective, this can be
achieved by varying the appropriate parameters of the
implemented neuron model (Equation 1).
To this end, the Spikey chip provides 2969 different
analog parameters (Table 1) stored on current memory
cells that are continuously refreshed from a digital on-
chip memory. Most of these cells deliver individual pa-
rameters for each neuron (or synapse line driver), e.g.,
leakage conductances gl. Due to the size of the current-
voltage conversion circuitry it was not possible to provide
individual voltage parameters, such as, e.g., El, Eexc and
Einh, for each neuron. As a consequence, groups of 96
neurons share most of these voltage parameters. Param-
eters that can not be controlled individually are delivered
by global current memory cells.
In addition to the possibility of controlling analog pa-
rameters, the Spikey chip also offers an almost arbitrary
configurability of the network topology. As illustrated
in Figure 1, the fully configurable synapse array allows
connections from synapse line drivers (located alongside
3
Pfeil et al. A universal neuromorphic computing substrate
Scope Name Type Description
Neuron
circuits (A)
n/a in Two digital configuration bits activating the neuron and readout of its membrane voltage
gl in Bias current for neuron leakage circuit
τrefrac in Bias current controlling neuron refractory time
El sn Leakage reversal potential
Einh sn Inhibitory reversal potential
Eexc sn Excitatory reversal potential
Vth sn Firing threshold voltage
Vreset sn Reset potential
Synapse line
drivers (B)
n/a il Two digital configuration bits selecting input of line driver
n/a il Two digital configuration bits setting line excitatory or inhibitory
trise, tfall il Two bias currents for rising and falling slew rate of presynaptic voltage ramp
gmaxi il Bias current controlling maximum voltage of presynaptic voltage ramp
Synapses (B) w is 4-bit weight of each individual synapse
STP
related (C)
n/a il Two digital configuration bits selecting short-term depression or facilitation
USE il Two digital configuration bits tuning synaptic efficacy for STP
n/a sl Bias voltage controlling spike driver pulse length
τrec, τfacil sl Voltage controlling STP time constant
I sl Short-term facilitation reference voltage
R sl Short-term capacitor high potential
STDP
related (D)
n/a il Bias current controlling delay for presynaptic correlation pulse (for calibration purposes)
A+/- sl Two voltages dimensioning charge accumulation per (anti-)causal correlation measurement
n/a sl Two threshold voltages for detection of relevant (anti-)causal correlation
τSTDP g Voltage controlling STDP time constants
TABLE 1: List of analog current and voltage parameters as well as digital configuration bits. Each with corresponding model
parameter names, excluding technical parameters that are only relevant for correctly biasing analog support circuitry or controlling
digital chip functionality. Electronic parameters that have no direct translation to model parameters are denoted n/a. The membrane
capacitance is fixed and identical for all neuron circuits (Cm = 0.2 nF in biological value domain). Parameter types: (i) controllable
for each corresponding circuit: 192 for neuron circuits (denoted with subscript n), 256 for synapse line drivers (denoted with subscript
l), 49152 for synapses (denoted with subscript s), (s) two values, shared for all even/odd neuron circuits or synapse line drivers,
respectively, (g) global, one value for all corresponding circuits on the chip. All numbers refer to circuits associated to one synapse
array and are doubled for the whole chip. For technical reasons, the current revision of the chip only allows usage of one synapse
array of the chip. Therefore, all experiments presented in this paper are limited to a maximum of 192 neurons. For parameters
denoted by (A) see Equation 1 and Schemmel et al. (2006), for (B) see Figure 1, Equation 2 and Dayan & Abbott (2001), for (C)
see Schemmel et al. (2007) and for (D) see Schemmel et al. (2006) and Pfeil et al. (2012).
the array) to arbitrary neurons (located below the ar-
ray) via synapses whose weights can be set individually
with a 4-bit resolution. This limits the maximum fan-
in to 256 synapses per neuron, which can be composed
of up to 192 synapses from on-chip neurons, and up to
256 synapses from external spike sources. Because the to-
tal number of neurons exceeds the number of inputs per
neuron, an all-to-all connectivity is not possible. For all
networks presented in this study, the connection density
is much lower than realizable on the chip, which supports
the chosen trade-off between inputs per neuron and total
neuron count.
2.4. CALIBRATION
Device mismatch that arises from hardware production
variability causes fixed-pattern noise, which causes pa-
rameters to vary from neuron to neuron as well as from
synapse to synapse. Electronic noise (including thermal
noise) also affects dynamic variables, as, e.g., the mem-
brane potential Vm. Consequently, experiments will ex-
hibit some amount of both neuron-to-neuron and trial-
to-trial variability given the same input stimulus. It is,
however, important to note that these types of variations
are not unlike the neuron diversity and response stochas-
ticity found in biology (Gupta et al., 2000; Maass et al.,
2002; Marder & Goaillard, 2006; Rolls & Deco, 2010).
To facilitate modeling and provide repeatability of ex-
periments on arbitrary Spikey chips, it is essential to min-
4
Pfeil et al. A universal neuromorphic computing substrate
imize these effects by calibration routines. Many calibra-
tions have directly corresponding biological model param-
eters, e.g., membrane time constants (described in the
following), firing thresholds, synaptic efficacies or PSP
shapes. Others have no equivalents, like compensations
for shared parameters or workarounds of defects (e.g., Ka-
plan et al., 2009; Bill et al., 2010; Pfeil et al., 2012). In
general, calibration results are used to improve the map-
ping between biological input parameters and the corre-
sponding target hardware voltages and currents, as well
as to determine the dynamic range of all model parame-
ters (e.g., Brüderle et al., 2009).
While the calibration of most parameters is rather tech-
nical, but straightforward (e.g., all neuron voltage param-
eters), some require more elaborate techniques. These in-
clude the calibration of τm, STP as well as synapse line
drivers, as we describe later for individual network mod-
els. The membrane time constant τm = Cm/gl differs
from neuron to neuron mostly due to variations in the
leakage conductance gl. However, gl is independently ad-
justable for every neuron. Because this conductance is
not directly measurable, an indirect calibration method
is employed. To this end, the threshold potential is set
below the resting potential. Following each spike, the
membrane potential is clamped to Vreset for an absolute
refractory time τrefrac, after which it evolves exponentially
towards the resting potential El until the threshold volt-
age triggers a spike and the next cycle begins. If the
threshold voltage is set to Vth = El − 1/e · (El − Vreset),
the spike frequency equals 1/(τm + τrefrac), thereby al-
lowing an indirect measurement and calibration of gl and
therefore τm. For a given τm and τrefrac = const, Vth
can be calculated. An iterative method is applied to find
the best-matching Vth, because the exact hardware values
for El, Vreset and Vth are only known after the measure-
ment. The effect of calibration on a typical chip can best
be exemplified for a typical target value of τm = 10 ms.
Figure 3 depicts the distribution of τm of a typical chip
before and after calibration.
The STP hardware parameters have no direct trans-
lation to model equivalents. In fact, the imple-
mented transconductance amplifier tends to easily sat-
urate within the available hardware parameter ranges.
These non-linear saturation effects can be hard to han-
dle in an automated fashion on an individual circuit ba-
sis. Consequently, the translation of these parameters is
based on STP courses averaged over several circuits.
3. HARDWARE EMULATION OF NEURAL
NETWORKS
In the following, we present six neural network models
that have been emulated on the Spikey chip. Most of the
emulation results are compared to those obtained by soft-
ware simulations in order to verify the network function-
FIGURE 3: Calibration results for membrane time constants: Be-
fore calibration (left), the distribution of τm values has a median
of τ˜m = 15.1ms with 20th and 80th percentiles of τ20m = 10.3ms
and τ80m = 22.1ms, respectively. After calibration (right), the dis-
tribution median lies closer to the target value and narrows sig-
nificantly: τ˜m = 11.2ms with τ20m = 10.6ms and τ80m = 12.0ms.
Two neurons were discarded, because the automated calibration
algorithm did not converge.
ality and performance. For all these simulations the tool
NEST (Gewaltig & Diesmann, 2007) or NEURON (Carnevale
& Hines, 2006) is used.
3.1. SYNFIRE CHAIN WITH FEEDFORWARD
INHIBITION
Architectures with a feedforward connectivity have
been employed extensively as computational components
and as models for the study of neuronal dynamics. Syn-
fire chains are feedforward networks consisting of several
neuron groups where each neuron in a group projects to
neurons in the succeeding group.
They have been originally proposed to account for the
presence of behaviorally-related, highly precise firing pat-
terns (Baker et al., 2001; Prut et al., 1998). Further prop-
erties of such structures have been studied extensively,
including activity transport (Aertsen et al., 1996; Dies-
mann et al., 1999; Litvak et al., 2003), external control of
information flow (Kremkow et al., 2010), computational
capabilities (Abeles et al., 2004; Vogels & Abbott, 2005;
Schrader et al., 2010), complex dynamic behavior (Yaz-
danbakhsh et al., 2002) and their embedding into sur-
rounding networks (Aviel et al., 2003; Tetzlaff et al., 2005;
Schrader et al., 2008). Kremkow et al. (2010) have shown
that feedforward inhibition can increase the selectivity to
the initial stimulus and that the local delay of inhibition
can modify this selectivity.
3.1.1. Network Topology
The presented network model is an adaptation of the
feedforward network described in Kremkow et al. (2010).
The network consists of several neuron groups, each
comprising nRS = 100 excitatory regular spiking (RS)
and nFS = 25 inhibitory fast spiking (FS) cells. All
neurons are modeled as LIF neurons with exponentially
decaying synaptic conductance courses. According to
5
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FIGURE 4: (A) Synfire chain with feedforward inhibition. The background is only utilized in the original model, where it is
implemented as random Gaussian current. For the presented hardware implementation it has been omitted due to network size
constraints. As compensation for missing background stimuli, the resting potential was increased to ensure a comparable excitability
of the neurons. (B) Hardware emulation. Top: Raster plot of pulse packet propagation 1000ms after initial stimulus. Spikes from
RS groups are shown in red and spikes from FS groups are denoted by blue color and background. Bottom: Membrane potential of
the first neuron in the fourth RS group, which is denoted by a dashed horizontal line. The cycle duration is approximately 20ms. (C)
State space generated with software simulations of the original model. The position of each marker indicates the (σ, a) parameters
of the stimulus while the color encodes the activity in the RS population of the third synfire group. Lack of activity is indicated
with a cross. The evolution of the pulse packet parameters is shown for three selected cases by a series of arrows. Activity either
stably propagates with fixed point (σ, a) = (0.1ms, 1) or extinguishes with fixed point (σ, a) = (0ms, 0). (D) Same as (C), but
emulated on the FACETS chip-based system. The activity in the last group is located either near (σ, a) = (0ms, 0) or (0.3ms, 1).
The difference to software simulations is explained in Section 3.1.2.
Kremkow et al. (2010) all neurons have identical param-
eters.
As shown in Figure 4A, RS neurons project to both
RS and FS populations in the subsequent group while the
FS population projects to the RS population in its local
group. Each neuron receives a fixed number of randomly
chosen inputs from each presynaptic population. The first
group is stimulated by a population of nRS external spike
sources with identical connection probabilities as used for
RS groups within the chain.
Two different criteria are employed to assess the func-
tionality of the emulated synfire chain. The first, straight-
forward benchmark is the stability of signal propagation.
An initial synchronous stimulus is expected to cause a
stable propagation of activity, with each neuron in an
RS population spiking exactly once. Deviations from
the original network parameters can cause the activity
to grow rapidly, i.e., each population emits more spikes
than its predecessor, or stall pulse propagation.
The second, broader characterization follows Kremkow
et al. (2010), who has analyzed the response of the net-
work to various stimuli. The stimulus is parametrized
by the variables a and σ. For each neuron in the stim-
ulus population a spike times are generated by sampling
them from a Gaussian distribution with common mean
and standard deviation. σ is defined as the standard de-
viation of the spike times of all source neurons. Spiking
activity that is evoked in the subsequent RS populations
is characterized analogously by measuring a and σ.
Figure 4C shows the result of a software simulation
of the original network. The filter properties of the net-
work are reflected by a separatrix dividing the state space
shown in Figure 4C and D into two areas, each with a
different fixed point. First, the basin of attraction (domi-
nated by red circles in Figure 4C) from which stable prop-
agation can be evoked and second, the remaining region
(dominated by crosses in Figure 4C) where any initial ac-
tivity becomes extinguished. This separatrix determines
which types of initial input lead to a stable signal propa-
gation.
6
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3.1.2. Hardware Emulation
The original network model could not be mapped di-
rectly to the Spikey chip because it requires 125 neurons
per group, while on the chip only 192 neuron circuits are
available. Further constraints were caused by the fixed
synaptic delays, which are determined by the speed of
signal propagation on the chip. The magnitude of the
delay is approximately 1 ms in biological time.
By simple modifications of the network, we were able
to qualitatively reproduce both benchmarks defined in
Section 3.1.1. Two different network configurations were
used, each adjusted to the requirements of one bench-
mark. In the following, we describe these differences, as
well as the results for each benchmark.
To demonstrate a stable propagation of pulses, a large
number of consecutive group activations was needed. The
chain was configured as a loop by connecting the last
group to the first, allowing the observation of more pulse
packet propagations than there are groups in the network.
The time between two passes of the pulse packet at
the same synfire group needs to be maximized to allow
the neurons to recover (see voltage trace in Figure 4B).
This is accomplished by increasing the group count and
consequently reducing the group size. As too small pop-
ulations cause an unreliable signal propagation, which is
mainly caused by inhomogeneities in the neuron behav-
ior, nRS = nFS = 8 was chosen as a satisfactory trade-off
between propagation stability and group size. Likewise,
the proportion of FS neurons in a group was increased to
maintain a reliable inhibition. To further improve propa-
gation properties, the membrane time constant was low-
ered for all neurons by raising gl to its maximum value.
The strength of inhibition was increased by setting the
inhibitory synaptic weight to its maximum value and low-
ering the inhibitory reversal potential to its minimum
value. Finally, the synaptic weights RSi → RSi + 1 and
RSi → FSi + 1 were adjusted. With these improvements
we could observe persisting synfire propagation on the
oscilloscope 2 h wall-clock time after stimulation. This
corresponds to more than 2 years in biological real-time.
The second network demonstrates the filtering proper-
ties of a hardware-emulated synfire chain with feedfor-
ward inhibition. This use case required larger synfire
groups than in the first case as otherwise, the total exci-
tatory conductance caused by a pulse packet with large
σ was usually not smooth enough due to the low number
of spikes. Thus, three groups were placed on a single chip
with nRS = 45 and nFS = 18. The resulting evolution of
pulse packets is shown in Figure 4D. After passing three
groups, most runs resulted in either very low activity in
the last group or were located near the point (0.3 ms, 1),
as illustrated in Figure 4D.
Emulations on hardware differ from software simula-
tions in two important points: First, the separation in the
parameter space of the initial stimulus is not as sharply
bounded, which is demonstrated by the fact that oc-
casionally, significant activity in the last group can be
evoked by stimuli with large σ and large a, as seen in
Figure 4D. This is a combined effect due to the reduced
population sizes and the fixed pattern noise in the neu-
ronal and synaptic circuits. Second, a stimulus with a
small a can evoke weak activity in the last group, which
is attributed to a differing balance between excitation and
inhibition. In hardware, a weak stimulus causes both, the
RS and FS populations to response weakly which leads
to a weak inhibition of the RS population, allowing the
pulse to reach the last synfire group. Hence, the pulse
fades slowly instead of being extinguished completely. In
the original model, the FS population is more responsive
and prevents the propagation more efficiently.
Nevertheless, the filtering properties of the network are
apparent. The quality of the filter could be improved by
employing the original group size, which would require us-
ing a large-scale neuromorphic device (see, e.g., Schemmel
et al., 2010).
Our hardware implementation of the synfire chain
model demonstrates the possibility to run extremely long
lasting experiments due to the high acceleration factor of
the hardware system. Because the synfire chain model it-
self does not require sustained external stimulus, it could
be employed as an autonomous source of periodic input
to other experiments.
3.2. BALANCED RANDOM NETWORK
Brunel (2000) reports balanced random networks
(BRNs) exhibiting, among others, asynchronous irregu-
lar network states with stationary global activity.
3.2.1. Network Topology
BRNs consist of an inhibitory and excitatory pop-
ulation of neurons, both receiving feedforward connec-
tions from two populations of Poisson processes mimick-
ing background activity. Both neuron populations are
recurrently connected including connections within the
populations. All connections are realized with random
and sparse connections of probability p. In this study,
synaptic weights for inhibitory connections are chosen
four times larger than those for excitatory ones. In con-
trast to the original implementation using 12500 neurons,
we scaled this network by a factor of 100 while preserving
its firing behavior.
If single cells fire irregularly, the coefficient of variation
CV =
σT
T
(3)
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FIGURE 5: (A) Network topology of a balanced random network. Populations consisting of Ne = 100 excitatory and Ni = 25
inhibitory neurons (gray circles), respectively, are stimulated by populations of Poisson sources (black circles). We use Np = 100
independent sources for excitation and Nq = 25 for inhibition. Arrows denote projections between these populations with connection
probabilities p = 0.1, with solid lines for excitatory and dotted lines for inhibitory connections. Dot and dash lines are indicating
excitatory projections with short-term depression. (B) Top: Raster plot of a software simulation. Populations of excitatory and
inhibitory neurons are depicted with white and gray background, respectively. Note that for clarity only the time interval [13 s, 14 s]
of a 20 s emulation is shown. For the full 20 s emulation, we have measured CV = 0.96 ± 0.09 (mean over all neurons) and
CC = 0.010 ± 0.017 (mean over 1000 random chosen pairs of neurons), respectively. Bottom: Recorded membrane potential of
an arbitrary excitatory neuron (neuron index 3, highlighted with a red arrow in the above raster plot). (C) Same network topology
and stimulus as in (B), but emulated on the Spikey chip, resulting in CV = 1.02 ± 0.16 and CC = 0.014 ± 0.019. Note that the
membrane recordings are calibrated such that the threshold and reset potential match those of the software counterpart.
of interspike intervals has values close to or higher than
one (Dayan & Abbott, 2001). T and σT are the mean and
standard deviation of these intervals. Synchrony between
two cells can be measured by calculating the correlation
coefficient
CC =
cov(n1, n2)√
var(n1)var(n2)
(4)
of their spike trains n1 and n2, respectively (Perkel et al.,
1967). The variance (var) and covariance (cov) are cal-
culated by using time bins with 2 ms duration (Kumar
et al., 2008).
Brüderle et al. (2010) have shown another approach
to investigate networks inspired by Brunel (2000). Their
focus have been the effects of network parameters and
STP on the firing rate of the network. In our study, we
show that such BRNs can show an asynchronous irregular
network state, when emulated on hardware.
3.2.2. Hardware Emulation
In addition to standard calibration routines (Sec-
tion 2.4), we have calibrated the chip explicitly for the
BRN shown in Figure 5A. In the first of two steps, ex-
citatory and inhibitory synapse line drivers were cali-
brated sequentially towards equal strength, respectively,
but with inhibition four times stronger than excitation.
To this end, all available neurons received spiking activ-
ity from a single synapse line driver, thereby averaging
out neuron-to-neuron variations. The shape of synaptic
conductances (specifically tfall and gmaxi ) were adjusted to
obtain a target mean firing rate of 10 Hz over all neurons.
Similarly, each driver was calibrated for its inhibitory op-
eration mode. All neurons were strongly stimulated by
an additional driver with its excitatory mode already cal-
ibrated, and again the shape of conductances, this time
for inhibition, was adjusted to obtain the target rate.
Untouched by this prior calibration towards a target
mean rate, neuron excitability still varied between neu-
rons and was calibrated consecutively for each neuron in a
second calibration step. For this, all neurons of the BRN
were used to stimulate a single neuron with a total firing
rate that was uniformly distributed among all inputs and
equal to the estimated firing rate of the final network im-
plementation. Subsequently, all afferent synaptic weights
to this neuron were scaled in order to adapt its firing rate
to the target rate.
To avoid a self-reinforcement of network activity ob-
served in emulations on the hardware, efferent connec-
tions of the excitatory neuron population were mod-
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eled as short-term depressing. Nevertheless, such BRNs
still show an asynchronous irregular network state (Fig-
ure 5B).
Figure 5C show recordings of a BRN emulation on a
calibrated chip with neurons firing irregularly and asyn-
chronously. Note that CV ≥ 1 does not necessarily guar-
antee an exponential interspike interval distribution and
even less Poisson firing. However, neurons within the
BRN clearly exhibit irregular firing (compare raster plots
of Figure 5B and C).
A simulation of the same network topology and stimu-
lus using software tools produced similar results. Synap-
tic weights were not known for the hardware emulation,
but defined by the target firing rates using the above cal-
ibration. A translation to biological parameters is possi-
ble, but would have required further measurements and
was not of further interest in this context. Instead, for
software simulations, the synaptic weight for excitatory
connections were chosen to fit the mean firing rate of the
hardware emulation (approx. 9 Hz). Then, the weight of
inhibitory connections were chosen to preserve the ratio
between inhibitory and excitatory weights.
Membrane dynamics of single neurons within the net-
work are comparable between hardware emulations and
software simulations (Figure 5B and C). Evidently, spike
times differ between the two approaches due to various
hardware noise sources (Section 2.4). However, in “large”
populations of neurons (Ne+Ni = 125 neurons), we ob-
serve that these phenomena have qualitatively no effect
on firing statistics, which are comparable to software sim-
ulations (compare raster plots of Figure 5B and C). The
ability to reproduce these statistics is highly relevant in
the context of cortical models which rely on asynchronous
irregular firing activity for information processing (e.g.,
van Vreeswijk & Sompolinsky, 1996).
3.3. SOFT WINNER-TAKE-ALL NETWORK
Soft winner-take-all (sWTA) computation is often
viewed as an underlying principle in models of corti-
cal processing (Grossberg, 1973; Maass, 2000; Itti &
Koch, 2001; Douglas & Martin, 2004; Oster et al., 2009;
Lundqvist et al., 2010). The sWTA architecture has
many practical applications, for example contrast en-
hancement, or making a decision which of two concur-
rent inputs is larger. Many neuromorphic systems explic-
itly implement sWTA architectures (Lazzaro et al., 1988;
Chicca et al., 2007; Neftci et al., 2011).
3.3.1. Network Topology
We implemented an sWTA network that is composed
of a ring-shaped layer of recurrently connected excitatory
and a common pool of inhibitory neurons (Figure 6A), fol-
lowing the implementation by Neftci et al. (2011). Exci-
tatory neurons project to the common inhibitory pool and
receive recurrent feedback from there. In addition, exci-
tatory neurons have recurrent excitatory connections to
their neighbors on the ring. The strength of these decays
with increasing distance on the ring, following a Gaus-
sian profile with a standard deviation of σrec = 5 neurons.
External stimulation is also received through a Gaussian
profile, with the mean µext expressing the neuron in-
dex that receives input with maximum synaptic strength.
Synaptic input weights to neighbors of that neuron decay
according to a standard deviation of σext = 3 neurons.
We clipped the input weights to zero beyond σext ·3. Each
neuron located within the latter Gaussian profile receives
stimulation from five independent Poisson spike sources
each firing at rate r. Depending on the contrast between
the input firing rates r1 and r2 of two stimuli applied
to opposing sides of the ring, one side of the ring “wins”
by firing with a higher rate and thereby suppressing the
other.
3.3.2. Hardware Emulation
We assessed the efficiency of this sWTA circuit by mea-
suring the reduction in firing rate exerted in neurons when
the opposite side of the ring is stimulated. We stimulated
one side of the ring with a constant, and the opposite side
with a varying firing rate. In case of hardware emula-
tions, each stimulus was distributed and hence averaged
over multiple line drivers in order to equalize stimula-
tion strength among neurons. For both back-ends, in-
hibitory weights were chosen four times stronger than ex-
citatory ones (using the synapse line driver calibration of
Section 3.2).
The firing rate of the reference side decreased when
the firing rate of stimulation to the opposite side was in-
creased, both in software simulation and on the hardware
(Figure 6B and C). In both cases, the average firing rates
crossed at approximately r2 = 50 Hz, corresponding to
the spike rate delivered to the reference side. The fir-
ing rates rtot are less distinctive for hardware emulations
compared to software simulations, but still sufficient to
produce robust sWTA functionality. Note that the ob-
served firing rates are higher on the hardware than in the
software simulation. This difference is due to the fact
that the reliability of the network performance improved
for higher firing rates.
Figure 6D and E depict activity profiles of the exci-
tatory neuron layer. The hardware neurons exhibited a
broader and also slightly asymmetric excitation profile
compared to the software simulation. The asymmetry
is likely due to inhomogeneous excitability of neurons,
which is caused by fixed-pattern noise (Section 2). The
broader excitation profile indicates that inhibition is less
efficient on the hardware than in the software simula-
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FIGURE 6: (A) Topology of a soft winner-take-all network with 50 excitatory (gray circles) and 16 inhibitory neurons. Solid and
dotted arrows denote excitatory and inhibitory connections, respectively. The strength profile of recurrent connections between
excitatory neurons and external stimulations is schematized in blue and red, respectively (for details see text). All projections
between neuron populations have a connection probabilities of p = 1, except the projection between the excitatory and inhibitory
neuron population (p = 0.6). (B) Results of software simulation (SW). Black curve: Total firing rate of the reference half where
constant external stimulation is received (r1 = 50Hz at µext = neuron index 13). Gray curve: Total firing rate of the neurons in the
half of the ring where varying external stimulation with rate r2 between zero and 100Hz is received (at µext = neuron index 38).
Firing rates rtot of all neurons in each half of the ring were averaged over 10 runs with 2 s duration and different random number
seeds for drawing the stimulus spike trains. (C) Same network topology and stimulus as (B), but emulated on Spikey (HW). (D)
Firing rate distribution over neuron indices for r2 = 25Hz (black), 50Hz (dark gray) and 75Hz (light gray). (E) Same as (D), but
emulated on Spikey . (F) Top panel: Time course of firing rates for stimulus indicated in (C, red dashed line), but without recurrent
connections. All excitatory neurons are solely driven by an external stimulus of r1 = 50Hz and r2 = 35Hz, respectively. Firing
rates were averaged over 100 runs. Bottom panel: Same as top panel, but with recurrent connections. For better comparison, data
of the top panel is drawn in cyan dashed lines.
tion (a trend that can also be observed in the firing rates
in Figure 6B and C). Counteracting this loss of inhibi-
tion may be possible through additional calibration, if
the sharpness of the excitation profile is critical for the
task in which such an sWTA circuit is to be employed.
The network emulated on Spikey is said to perform
sWTA, because the side of the ring with stronger stim-
ulation shows an amplified firing rate, while the firing
rate of the other side is suppressed (see Figure 6F). This
qualifies our hardware system for applications relying on
similar sWTA network topologies.
3.4. CORTICAL LAYER 2/3 ATTRACTOR MODEL
Throughout the past decades, attractor networks that
model working memory in the cerebral cortex have gained
increasing support from both experimental data and com-
puter simulations. The cortical layer 2/3 attractor mem-
ory model described in Lundqvist et al. (2006, 2010) has
been remarkably successful at reproducing both low-level
(firing patterns, membrane potential dynamics) and high
level (pattern completion, attentional blink) features of
cortical information processing. One particularly valu-
able aspect is the very low amount of fine-tuning this
model requires in order to reproduce the rich set of desired
internal dynamics. It has also been shown in Brüderle
et al. (2011) that there are multiple ways of scaling this
model down in size without affecting its main functional-
ity features. These aspects make it an ideal candidate for
implementation on our analog neuromorphic device. In
this context, it becomes particularly interesting to ana-
lyze how the strong feedback loops which predominantly
determine the characteristic network activity are affected
by the imposed limitations of the neuromorphic substrate
and fixed-pattern noise. Here, we extend the work done
in Brüderle et al. (2011) by investigating specific attrac-
tor properties such as firing rates, voltage UP-states and
the pattern completion capability of the network.
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FIGURE 7: (A) Schematic of the cortical layer 2/3 attractor memory network. Two hypercolumns, each containing two minicolumns,
are shown. For better readability, only connections that are active within an active pattern are depicted. See text for details. (B)
Software simulation of spiking activity in the cortical attractor network model scaled down to 192 neurons (only pyramidal and RSNP
cells shown, basket cells spike almost continously). Minicolumns belonging to the same pattern are grouped together. The broad
stripes of activity are generated by pyramidal cells in active attractors. The interlaced narrow stripes of activity represent pairs of
RSNP cells, which spike when their home minicolumn is inhibited by other active patterns. (C) Same as B, but on hardware. The
raster plot is noisier and the duration of attractors (dwell time) are less stable than in software due to fixed-pattern noise on neuron
and synapse circuits. For better readability, active states are underlied in grey in B and C. (D) Average firing rate of pyramidal cells
on the Spikey chip inside active patterns. To allow averaging over multiple active periods of varying lengths, all attractor dwell times
have been normalized to 1. (E) Average membrane potential of pyramidal cells on the Spikey chip inside and outside active patterns.
(F) Pattern completion on the Spikey chip. Average values (from multiple runs) depicted in blue, with the standard deviation shown
in red. From a relatively equilibrated state where all patterns take turns in being active, additional stimulation (see text) of only a
subset of neurons from a given attractor activates the full pattern and enables it to dominate over the other two. The pattern does
not remain active indefinitely due to short-term depression in excitatory synapses, thereby still allowing short occasional activations
of the other two patterns.
3.4.1. Network Topology
From a structural perspective, the most prominent fea-
ture of the Layer 2/3 Attractor Memory Network is its
modularity. Faithful to its biological archetype, it im-
plements a set of cortical hypercolumns, which are in
turn subdivided into multiple minicolumns (Figure 7A).
Each minicolumn consists of three cell populations: ex-
citatory pyramidal cells, inhibitory basket cells and in-
hibitory RSNP (regular spiking non-pyramidal) cells.
Attractor dynamics arise from the synaptic connectiv-
ity on two levels. Within a hypercolumn, the basket cell
population enables a soft-WTA-like competition among
the pyramidal populations within the minicolumns. On
a global scale, the long-range inhibition mediated by the
RSNP cells governs the competition among so-called pat-
terns, as explained in the following.
In the original model described in Lundqvist et al.
(2010), each hypercolumn contains 9 minicolumns, each
of which consists of 30 pyramidal, 2 RSNP and 1 basket
cells. Within a minicolumn, the pyramidal cells are inter-
connected and also project onto the 8 closest basket cells
within the same hypercolumn. In turn, pyramidal cells
in a minicolumn receive projections from all basket cells
within the same hypercolumn. All pyramidal cells re-
ceive two types of additional excitatory input: an evenly
distributed amount of diffuse Poisson noise and specific
activation from the cortical layer 4. Therefore, the mini-
columns (i.e., the pyramidal populations within) compete
11
Pfeil et al. A universal neuromorphic computing substrate
among each other in WTA-like fashion, with the winner
being determined by the overall strength of the received
input.
A pattern (or attractor) is defined as containing ex-
actly one minicolumn from each hypercolumn. Consid-
ering only orthogonal patterns (each minicolumn may
only belong to a single pattern) and given that all hy-
percolumns contain an equal amount of minicolumns, the
number of patterns in the network is equal to the num-
ber of minicolumns per hypercolumn. Pyramidal cells
within each minicolumn project onto the pyramidal cells
of all the other minicolumns in the same pattern. These
connections ensure a spread of local activity throughout
the entire pattern. Additionally, the pyramidal cells also
project onto the RSNP cells of all minicolumns belonging
to different attractors, which in turn inhibit the pyrami-
dal cells within their minicolumn. This long-range com-
petition enables the winning pattern to completely shut
down the activity of all other patterns.
Two additional mechanisms weaken active patterns,
thereby facilitating switches between patterns. The pyra-
midal cells contain an adaptation mechanism which de-
creases their excitability with every emitted spike. Addi-
tionally, the synapses between pyramidal cells are mod-
eled as short-term depressing.
3.4.2. Hardware Emulation
When scaling down the original model (2673 neurons)
to the maximum size available on the Spikey chip (192
neurons, see Figure 7B for software simulation results),
we made use of the essential observation that the num-
ber of pyramidal cells can simply be reduced without
compensating for it by increasing the corresponding pro-
jection probabilities. Also, for less than 8 minicolumns
per hypercolumn, all basket cells within a hypercolumn
have identical afferent and efferent connectivity patterns,
therefore allowing to treat them as a single population.
Their total number was decreased, while increasing their
efferent projection probabilities accordingly. In general
(i.e., except for pyramidal cells), when number and/or
size of populations were changed, projection probabilities
were scaled in such a way that the total fan-in for each
neuron was kept at a constant average. When the max-
imum fan-in was reached (one afferent synapse for every
neuron in the receptive field), the corresponding synaptic
weights were scaled up by the remaining factor.
Because neuron and synapse models on the Spikey chip
are different to the ones used in the original model, we
have performed a heuristic fit in order to approximately
reproduce the target firing patterns. Neuron and synapse
parameters were first fitted in such a way as to generate
clearly discernible attractors with relatively high aver-
age firing rates (see Figure 7D). Additional tuning was
needed to compensate for missing neuronal adaptation,
limitations in hardware configurability, parameter ranges
and fixed-pattern noise affecting hardware parameters.
During hardware emulations, apart from the appear-
ance of spontaneous attractors given only diffuse Pois-
son stimulation of the network (Figure 7C), we were able
to observe two further interesting phenomena which are
characteristic for the original attractor model.
When an attractor becomes active, its pyramidal cells
enter a so-called UP state which is characterized by an
elevated average membrane potential. Figure 7E clearly
shows the emergence of such UP-states on hardware. The
onset of an attractor is characterized by a steep rise in
pyramidal cell average membrane voltage, which then de-
cays towards the end of the attractor due to synaptic
short-term depression and/or competition from other at-
tractors temporarily receiving stronger stimulation. On
both flanks of an UP state, the average membrane volt-
age shows a slight undershoot, due to the inhibition by
other active attractors.
A second important characteristic of cortical attractor
models is their capability of performing pattern comple-
tion (Lundqvist et al., 2006). This means that a full
pattern can be activated by stimulating only a subset of
its constituent pyramidal cells (in the original model, by
cells from cortical Layer 4, modeled by us as additional
Poisson sources). The appearance of this phenomenon
is similar to a phase transition from a resting state to a
collective pyramidal UP-state occurring when a critical
amount of pyramidal cells are stimulated. To demon-
strate pattern completion, we have used the same setup
as in the previous experiments, except for one pattern
receiving additional stimulation. From an initial equilib-
rium between the three attractors (approximately equal
active time), we have observed the expected sharp transi-
tion to a state where the stimulated attractor dominates
the other two, occurring when one of its four minicolumns
received L4 stimulus (Figure 7F).
The implementation of the attractor memory model
is a particularly comprehensive showcase of the config-
urability and functionality of our neuromorphic platform
due to the complexity of both model specifications and
emergent dynamics. Starting from these results, the
next-generation hardware (Schemmel et al., 2010) will be
able to much more accurately model biological behavior,
thanks to a more flexible, adapting neuron model and a
significantly increased network size.
3.5. INSECT ANTENNAL LOBE MODEL
The high acceleration factor of the Spikey chip makes it
an attractive platform for neuromorphic data processing.
Preprocessing of multivariate data is a common problem
in signal and data analysis. In conventional computing,
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FIGURE 8: (A) Schematic of the insect antennal lobe network. Neuron populations are grouped in glomeruli (outlined by dotted
lines), which exert lateral inhibition onto each other. RNs: receptor neurons (input), PNs: projection neurons (output), LNs:
inhibitory local neurons. Some connections are grayed out to emphasize the connection principle. (B) Correlation matrix of the
input data. (C) Correlation matrix of the output spike rates (PNs) without lateral inhibition, q = 0.0. (D) Correlation of the output
with homogeneous lateral inhibition, q = 1.0. (E) Average pairwise correlation between glomeruli (median ± 20th (black) and 80th
(gray) percentile) in dependence of the overall strength of lateral inhibition q.
reduction of correlation between input channels is often
the first step in the analysis of multidimensional data,
achieved, e.g., by principal component analysis (PCA).
The architecture of the olfactory system maps partic-
ularly well onto this problem (Schmuker & Schneider,
2007). We have implemented a network that is inspired
by processing principles that have been described in the
insect antennal lobe (AL), the first relay station from ol-
factory sensory neurons to higher brain areas. The func-
tion of the AL has been described to decorrelate the in-
puts from sensory neurons, potentially enabling more ef-
ficient memory formation and retrieval (Stopfer et al.,
1997; Linster & Smith, 1997; Perez-Orive et al., 2004;
Wilson & Laurent, 2005). The mammalian analog of the
AL (the olfactory bulb) has been the target of a recent
neuromorphic modeling study (Imam et al., 2012b).
The availability of a network building block that
achieves channel decorrelation is an important step to-
ward high-performance neurocomputing. The aim of this
experiment is to demonstrate that the previously stud-
ied rate-based AL model (Schmuker & Schneider, 2007)
that reduces rate correlation between input channels is
applicable to a spiking neuromorphic hardware system.
3.5.1. Network Topology
In the insect olfactory system, odors are first encoded
into neuronal signals by receptor neurons (RNs) which
are located on the antenna. RNs send their axons to
the AL (Figure 8A). The AL is composed of glomeruli,
spherical compartments where RNs project onto local in-
hibitory neurons (LNs) and projection neurons (PNs).
LNs project onto other glomeruli, effecting lateral inhi-
bition. PNs relay the information to higher brain ar-
eas where multimodal integration and memory formation
takes place.
The architecture of our model reflects the neuronal con-
nectivity in the insect AL (Figure 8A). RNs are modeled
as spike train generators, which project onto the PNs
in the corresponding glomerulus. The PNs project onto
the LNs, which send inhibitory projections to the PNs in
other glomeruli.
In biology, the AL network reduces the rate correlation
between glomeruli, in order to improve stimulus sepa-
rability and thus odor identification. Another effect of
decorrelation is that the rate patterns encoding the stim-
uli become sparser, and use the available coding space
more efficiently as redundancy is reduced. Our goal was
to demonstrate the reduction of rate correlations across
glomeruli (channel correlation) by the AL-inspired spik-
ing network. To this end, we generated patterns of firing
rates with channel correlation. We created a surrogate
data set exhibiting channel correlation using a copula,
a technique that allows to generate correlated series of
samples from an arbitrary random distribution and a co-
variance matrix (Nelsen, 1998). The covariance matrix
was uniformly set to a target correlation of 0.6. Using
this copula, we sampled 100 ten-dimensional data vec-
tors from an exponential distribution. In the biological
context, this is equivalent to having a repertoire of 100
odors, each encoded by ten receptors, and the firing rate
of each input channel following a decaying exponential
distribution. Values larger than e were clipped and the
distribution was mapped to the interval [0, 1] by applying
v = v/e for each value v. These values were then con-
verted into firing rates between 20 and 55 spikes/s. The
ten-dimensional data vector was presented to the network
by mapping the ten firing rates onto the ten glomeruli,
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setting all single RNs in each glomerulus to fire at the
respective target rates. Rates were converted to spike
trains individually for each RN using the Gamma pro-
cess with γ = 5. Each data vector was presented to
the network for the duration of one second by making
the RNs of each glomerulus fire with the specified rate.
The inhibitory weights between glomeruli were uniform,
i.e., all inhibitory connections shared the same weight.
During one second of stimulus presentation, output rates
were measured from PNs. One output rate per glomeru-
lus was obtained by averaging the firing rate of all PNs
in a glomerulus.
We have used 6 RN input streams per glomerulus, pro-
jecting in an all-to-all fashion onto 7 PNs, which in turn
projected on 3 LNs per glomerulus.
3.5.2. Hardware Emulation
The purpose of the presented network was to reduce
rate correlation between input channels. As in other mod-
els, fixed-pattern noise across neurons had a detrimental
effect on the function of the network. We exploited the
specific structure of our network to implement more effi-
cient calibration than can be provided by standard cali-
bration methods (Section 2.4). Our calibration algorithm
targeted PNs and LNs in the first layer of the network.
During calibration, we turned off all projections between
glomeruli. Its aim was to achieve a homogeneous response
across PNs and LNs respectively, i.e., within ± 10% of a
target rate. The target rate was chosen from the median
response rate of uncalibrated neurons. For neurons whose
response rate was too high it was sufficient to reduce the
synaptic weight of the excitatory input from RNs. For
those neurons with a too low rate the input strength had
to be increased. The excitatory synaptic weight of the in-
put from RNs was initially already at its maximum value
and could not be increased. As a workaround we used
PNs from the same glomerulus to add additional excita-
tory input to those “weak” neurons. We ensured that no
recurrent excitatory loops were introduced by this pro-
cedure. If all neurons in a glomerulus were too weak,
we recruit another external input stream to achieve the
desired target rate. Once the PNs were successfully cal-
ibrated (less than 10% deviation from the target rate),
we used the same approach to calibrate the LNs in each
glomerulus.
To assess the performance of the network we have com-
pared the channel correlation in the input and in the out-
put. The channel correlation matrix C was computed
according to
Ci,j = d
Pearson(νglom.i,νglom.j) , (5)
with dPearson(·, ·) the Pearson correlation coefficient be-
tween two vectors. For the input correlation matrix
Cinput, the vector νglom.i contained the average firing
rates of the six RNs projecting to the ith glomerulus,
with each element of this vector for one stimulus presen-
tation. For the output correlation matrix Coutput we used
the rates from PNs instead of RNs. Thus, we obtained
10× 10 matrices containing the rate correlations for each
pair of input or output channels.
Figure 8B depicts the correlation matrix Cinput for the
input firing rates. When no lateral inhibition is present,
Cinput matches Coutput (Figure 8C). We have systemati-
cally varied the strength of lateral inhibition by scaling all
inhibitory weights by a factor q, with q = 0 for zero lat-
eral inhibition and q = 1 for inhibition set to its maximal
strength. With increasing lateral inhibition, off-diagonal
values in Coutput approach zero and output channel cor-
relation is virtually gone (Figure 8D). The amount of
residual correlation to be present in the output can be
controlled by adjusting the strength of lateral inhibition
(Figure 8E).
Taken together, we demonstrated the implementation
of an olfaction-inspired network to remove correlation be-
tween input channels on the Spikey chip. This network
can serve as a preprocessing module for data analysis ap-
plications to be implemented on the Spikey chip. An
interesting candidate for such an application is a spiking
network for supervised classification, which may bene-
fit strongly from reduced channel correlations for faster
learning and better discrimination (Häusler et al., 2011).
3.6. LIQUID STATE MACHINE
Liquid state machines (LSMs) as proposed by Maass
et al. (2002) and Jaeger (2001) provide a generic frame-
work for computation on continuous input streams. The
liquid, a recurrent network, projects an input into a high-
dimensional space which is subsequently read out. It
has been proven that LSMs have universal computational
power for computations with fading memory on functions
of time (Maass et al., 2002). In the following, we show
that classification performance of an LSM emulated on
our hardware is comparable to the corresponding com-
puter simulation. Synaptic weights of the readout are it-
eratively learned on-chip, which inherently compensates
for fixed-pattern noise. A trained system can then be
used as an autonomous and very fast spiking classifier.
3.6.1. Network Topology
The LSM consists of two major components: the re-
current liquid network itself and a spike-based classifier
(Figure 9A). A general purpose liquid needs to meet the
separation property (Maass et al., 2002), which requires
that different inputs are mapped to different outputs, for
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a wide range of possible inputs. Therefore, we use a net-
work topology similar to the one proposed by Bill et al.
(2010). It consists of an excitatory and inhibitory popula-
tion with a ratio of 80:20 excitatory to inhibitory neurons.
Both populations have recurrent as well as feedforward
connections. Each neuron in the liquid receives 4 inputs
from the 32 excitatory and 32 inhibitory sources, respec-
tively. All other connection probabilities are illustrated
in Figure 9.
The readout is realized by means of a tempotron (Gütig
& Sompolinsky, 2006), which is compatible with our hard-
ware due to its spike-based nature. Furthermore, its mod-
est single neuron implementation leaves most hardware
resources to the liquid. The afferent synaptic weights are
trained with the method described in Gütig & Sompolin-
sky (2006), which effectively implements gradient descent
dynamics. Upon training, the tempotron distinguishes
between two input classes by emitting either one or no
spike within a certain time window. The former is arti-
ficially enforced by blocking all further incoming spikes
after the first spike occurrence.
The PSP kernel of a LIF neuron with current-based
synapses is given by
K(t− ti) = A
(
e−
t−ti
τm − e− t−tiτs
)
·Θ(t− ti) , (6)
with the membrane time constant τm and the synaptic
time constant τs, respectively. Here, A denotes a constant
PSP scaling factor, ti the time of the ith incoming spike
and Θ(t) the Heaviside step function.
During learning, weights are updated as follows
∆wnj =
{
0 correct
α(n)
∑
ti,j<tmax
K(tmax − ti,j) erroneous,
(7)
where ∆wnj is the weight update corresponding to the
jth afferent neuron after the nth learning iteration with
learning rate α(n). The spike time of the tempotron,
or otherwise the time of highest membrane potential, is
denoted with tmax. In other words, for trials where an
erroneous spike was elicited, the excitatory afferents with
a causal contribution to this spike are weakened and in-
hibitory ones are strengthened according to Equation 7.
In case the tempotron did not spike even though it should
have, the weights are modulated the other way round,
i.e. excitatory weights are strengthened and inhibitory
ones are weakened. This learning rule has been imple-
mented on hardware with small modifications, due to the
conductance-based nature of the hardware synapses (see
below).
The tempotron is a binary classifier, hence any task
needs to be mapped to a set of binary decisions. Here,
we have chosen a simple binary task adapted from Maass
et al. (2002), to evaluate the performance of the LSM.
The challenge was to distinguish spike train segments in
a continuous data stream composed of two templates with
identical rates (denoted X and Y in Figure 9A). In order
to generate the input, we cut the template spike trains
into segments of 50 ms duration. We then composed the
spike sequence to be presented to the network by ran-
domly picking a spike segment from either X or Y in each
time window (see Figure 9 for a schematic). Additionally,
we added spike timing jitter from a normal distribution
with a standard deviation of σ = 1 ms to each spike. For
each experiment run, both for training and evaluation,
the composed spike sequence was then streamed into the
liquid. Tempotrons were given the liquid activity as input
and trained to identify whether the segment within the
previous time window originated from sequence X or Y.
In a second attempt, we trained the tempotron to iden-
tify the origin of the pattern presented in the window at
-100 to -150 ms (that is, the second to the last window).
Not only did this task allow to determine the classifica-
tion capabilities of the LSM, but it also put the liquid’s
fading memory to the test, as classification of a segment
further back in time becomes increasingly difficult.
3.6.2. Hardware Emulation
The liquid itself does not impose any strong require-
ments on the hardware since virtually any network is suit-
able as long as the separation property is satisfied. We
adapted a network from Bill et al. (2010) which, in a simi-
lar form, had already been implemented on our hardware.
However, STP was disabled, because at the time of the
experiment it was not possible to exclusively enable STP
for the liquid without severely affecting the performance
of the tempotron.
The hardware implementation of the tempotron re-
quired more attention, since only conductance-based
synapses are available. The dependence of spike effica-
cies on the actual membrane potential was neglected, be-
cause the rest potential was chosen to be close to the
firing threshold, with the reversal potentials far away.
However, the asymmetric distance of excitatory and in-
hibitory reversal potentials from the sub-threshold regime
needed compensation. This was achieved by scaling all
excitatory weights by (Vm − Einh)/(Vm − Eexc), where
Vm corresponds to the mean neuron membrane voltage
and Eexc/Einh is the excitatory/inhibitory reversal po-
tentials. Discontinuities in spike efficacies for synapses
changing from excitatory to inhibitory or vice versa were
avoided by prohibiting such transitions. Finally, mem-
brane potential shunting after the first spike occurrence
is neither possible on our hardware nor very biological
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FIGURE 9: (A) Schematic of the LSM and the given task. Spike sources are composed of 50ms segments drawn from two template
spike trains (X and Y). These patterns are streamed into the liquid (with descending index), which is a network consisting of 191
neurons, leaving one neuron for the tempotron. Connection probabilities are depicted next to each connection (arrows). In two
experiments, the tempotron is trained to either classify the origin (X or Y) of the spike train segment with index 1 or 2. (B) The
classification performance of the LSM measured over 200 samples after 1000 training iterations for both hardware (lighter) and
software (darker) implementation.
and had therefore been neglected, as already proposed by
Gütig & Sompolinsky (2006).
Even though the tempotron was robust against fixed-
pattern noise due to on-chip learning, the liquid required
modifications. Therefore, firing thresholds were tuned
independently in software and hardware to optimize the
memory capacity and avoid violations of the separation
property. Since hardware neurons share firing thresh-
olds, the tempotron was affected accordingly (see Table
1). Additionally, the learning curve α(n) was chosen in-
dividually for software and hardware due to the limited
resolution of synaptic weights on the latter.
The results for software and hardware implementations
are illustrated in Figure 9B. Both LSMs performed at
around 90% classification correctness for the spiketrain
segment that lied 50 ms to 100 ms in the past with respect
to the end of the stimulus. For inputs lying even further
away in time, performances dropped to chance level (50%
for a binary task), independent of the simulation back-
end.
Regarding the classification capabilities of the LSM,
our current implementation allows a large variety of tasks
to be performed. Currently, e.g., we are working on hand-
written digit recognition with the very same setup on
the Spikey chip. Even without a liquid, our implemen-
tation of the tempotron (or populations thereof) makes
an excellent neuromorphic classifier, given its bandwidth-
friendly sparse response and robustness against fixed-
pattern noise.
4. DISCUSSION
We have successfully implemented a variety of neural mi-
crocircuits on a single universal neuromorphic substrate,
which is described in detail by Schemmel et al. (2006).
All networks show activity patterns qualitatively and
to some extent also quantitatively similar to those ob-
tained by software simulations. The corresponding refer-
ence models found in literature have not been modified
significantly and network topologies have been identical
for hardware emulation and software simulation, if not
stated otherwise. In particular, the emulations benefit
from the advantages of our neuromorphic implementa-
tion, namely inherent parallelism and accelerated oper-
ation compared to software simulations on conventional
von-Neumann machines. Previous accounts of networks
implemented on the Spikey system include computing
with high-conductance states (Kaplan et al., 2009), self-
stabilizing recurrent networks (Bill et al., 2010), and sim-
ple emulations of cortical layer 2/3 attractor networks
(Brüderle et al., 2011).
In this contribution, we have presented a number of
new networks and extensions of previous implementa-
tions. Our synfire chain implementation achieves reliable
signal propagation over years of biological time from one
single stimulation, while synchronizing and filtering these
signals (Section 3.1). Our extension of the network from
Bill et al. (2010) to exhibit asynchronous irregular fir-
ing behavior is an important achievement in the context
of reproducing stochastic activity patterns found in cor-
tex (Section 3.2). We have realized soft winner-take-all
networks on our hardware system (Section 3.3), which
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are essential building blocks for many cortical models in-
volving some kind of attractor states (e.g., the decision-
making model by Soltani & Wang, 2010). The emulated
cortical attractor model provides an implementation of
working memory for computation with cortical columns
(Section 3.4). Additionally, we have used the Spikey sys-
tem for preprocessing of multivariate data inspired by
biological archetypes (Section 3.5) and machine learning
(Section 3.6). Most of these networks allocate the full
number of neurons receiving input from one synapse ar-
ray on the Spikey chip, but with different sets of neuron
and synapse parameters and especially vastly different
connectivity patterns, thereby emphasizing the remark-
able configurability of our neuromorphic substrate.
However, the translation of such models requires mod-
ifications to allow execution on our hardware. The most
prominent cause for such modifications is fixed-pattern
noise across analog hardware neurons and synapses. In
most cases, especially when population rate coding is in-
volved, it is sufficient to compensate for this variability
by averaging spiking activity over many neurons. For
the data decorrelation and machine learning models, we
have additionally trained the synaptic weights on the chip
to achieve finer equilibration of the variability at critical
network nodes. Especially when massive downscaling is
required in order for models to fit onto the substrate, fixed
pattern noise presents an additional challenge because the
same amount of information needs to be encoded by fewer
units. For this reason, the implementation of the cortical
attractor memory network required additional heuristic
activity fitting procedures.
The usability of the Spikey system, especially for neuro-
scientists with no neuromorphic engineering background,
is provided by an integrated development environment.
We envision that the configurability made accessible by
such a software environment will encourage a broader
neuroscience community to use our hardware system. Ex-
amples of use would be the acceleration of simulations
as well as the investigation of the robustness of network
models against parameter variability, both between com-
putational units and between trials, as e.g. published by
Brüderle et al. (2010) and Schmuker et al. (2011). The
hardware system can be efficiently used without knowl-
edge about the hardware implementation on transistor
level. Nevertheless, users have to consider basic hardware
constraints, as e.g., shared parameters. Networks can be
developed using the PyNN metalanguage and optionally
be prototyped on software simulators before running on
the Spikey system (Davison et al., 2009; Brüderle et al.,
2009). This rather easy configuration and operation of
the Spikey chip allows the implementation of many other
neural network models.
There exist also boundaries to the universal applicabil-
ity of our hardware system. One limitation inherent to
this type of neuromorphic device is the choice of imple-
mented models for neuron and synapse dynamics. Mod-
els requiring, e.g., neuronal adaptation or exotic synaptic
plasticity rules are difficult, if not impossible to be em-
ulated on this substrate. Also, the total number of neu-
rons and synapses set a hard upper bound on the size of
networks that can be emulated. However, the next gen-
eration of our highly accelerated hardware system will
increase the number of available neurons and synapses
by a factor of 103, and provide extended configurability
for each of these units (Schemmel et al., 2010).
The main purpose of our hardware system is to pro-
vide a flexible platform for highly accelerated emulation of
spiking neuronal networks. Other research groups pursue
different design goals for their hardware systems. Some
focus on dedicated hardware providing specific network
topologies (e.g., Merolla & Boahen, 2006; Chicca et al.,
2007), or comprising few neurons with more complex
dynamics (e.g., Chen et al., 2010; Grassia et al., 2011;
Brink et al., 2012). Others develop hardware systems
of comparable configurability, but operate in biological
real-time, mostly using off-chip communication (Vogel-
stein et al., 2007; Choudhary et al., 2012). Purely dig-
ital systems (Merolla et al., 2011; Furber et al., 2012;
Imam et al., 2012a) and field-programmable analog ar-
rays (FPAA; Basu et al., 2010) provide even more flex-
ibility in configuration than our system, but have much
smaller acceleration factors.
With the ultimate goal of brain size emulations, there
exists a clear requirement for increasing the size and com-
plexity of neuromorphic substrates. An accompanying
upscaling of the fitting and calibration procedures pre-
sented here appears impractical for such orders of magni-
tude and can only be done for a small subset of compo-
nents. Rather, it will be essential to step beyond simula-
tion equivalence as a quality criterion for neuromorphic
computing, and to develop a theoretical framework for
circuits that are robust against, or even exploit the in-
herent imperfections of the substrate for achieving the
required computational functions.
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